SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
The host initiates a channel pause by setting the PDMA_PSILCFG_RX_RT_ENABLE[29] PAUSE bit. The paused channel can be resumed by clearing the register bit.