SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register is used for configuring the upper 32 bits of the byte address of the head of the Task 316 Descriptor List in the host memory.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MMCSD0 | 0FA0 0224h |
| 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 |
| CQTDLBA_HI | |||||||
| R/W | |||||||
| 0h | |||||||
| 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| CQTDLBA_HI | |||||||
| R/W | |||||||
| 0h | |||||||
| 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |
| CQTDLBA_HI | |||||||
| R/W | |||||||
| 0h | |||||||
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| CQTDLBA_HI | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | CQTDLBA_HI | R/W | 0h | Task Descriptor List Base Address [TDLBA] This register stores the MSB bits [bits 63:32] of the byte address of the head of the Task Descriptor List in system memory. The size of the task descriptor list is 32 * [Task Descrip-tor size + Transfer Descriptor size] as configured by Host driver. This register is reserved when using 32-bit addressing mode. Reset Source: vbus_amod_g_rst_n |