SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
MDIO User PHY Select Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| CPSW0 | 0800 0F84h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LINKSEL | LINKINT_ENABLE | RESERVED | PHYADR_MON | ||||
| R/W | R/W | NONE | R/W | ||||
| 0h | 0h | 0h | 0h | ||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:8 | RESERVED | NONE | 0h | Reserved |
| 7 | LINKSEL | R/W | 0h | Link status determination select. Set to 1h to determine link status using the MLINK pin. Default value is 0h which implies that the link status is determined by the MDIO state machine. |
| 6 | LINKINT_ENABLE | R/W | 0h | Link change interrupt enable. Set to 1h to enable link change status interrupts for PHY address specified in [4-0] PHYADR_MON. Link change interrupts are disabled if this bit is set to 0h. |
| 5 | RESERVED | NONE | 0h | Reserved |
| 4:0 | PHYADR_MON | R/W | 0h | PHY address whose link status is monitored. |