SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
There are multiple register blocks on the SoC level, and each register block generates an error interrupt when there is an access error. Those access error interrupts are aggregated together before they are routed to processor, refer to Access Error Aggregation.
