SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Controls EPWM0 Operation
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MAIN_CTRL_MMR0 | 0010 6140h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | EPWM0_CTRL_SYNCIN_SEL_PROXY | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | EPWM0_CTRL_EALLOW_PROXY | RESERVED | |||||
| NONE | R/W | NONE | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:11 | RESERVED | NONE | 0h | Reserved |
| 10:8 | EPWM0_CTRL_SYNCIN_SEL_PROXY | R/W | 0h | Selects the source of the EPWM0 synchronization input Field values (others are reserved): 3'b000 - EPWM0_SYNCIN (Pin) undefined - undefined 3'b010 - TimeSync Intr Router outl.20 3'b011 - CPSW CPTS Compare Event Reset Source: mod_g_rst_n |
| 7:5 | RESERVED | NONE | 0h | Reserved |
| 4 | EPWM0_CTRL_EALLOW_PROXY | R/W | 0h | Enable write access to EPWM tripzone registers Field values (others are reserved): 1'b0 - Disable 1'b1 - Enable Reset Source: mod_g_rst_n |
| 3:0 | RESERVED | NONE | 0h | Reserved |