SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Action Qualifier Continuous S/W Force Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| EPWM0 | 2300 001Ch |
| EPWM1 | 2301 001Ch |
| EPWM2 | 2302 001Ch |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED1 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED1 | CSFB | CSFA | |||||
| R | R/W | R/W | |||||
| 0h | 0h | 0h | |||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 15:4 | RESERVED1 | R | 0h | Reserved |
| 3:2 | CSFB | R/W | 0h | Continuous Software Force on Output B In immediate mode, a continuous force takes effect on the next TBCLK edge In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register To configure shadow mode, use AQSFRC[RLDCSF] 0h Forcing disabled, that is, has no effect
1h Forces a continuous low on output B
2h Forces a continuous high on output B
3h Software forcing is disabled and has no
effect |
| 1:0 | CSFA | R/W | 0h | Continuous Software Force on Output A In immediate mode, a continuous force takes effect on the next TBCLK edge In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register 0h Forcing disabled, that is, has no effect
1h Forces a continuous low on output A
2h Forces a continuous high on output A
3h Software forcing is disabled and has no
effect |