SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Register containing miscellaneous status bits from the core
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| USB0 | 0F90 0014h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RSVD1 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RSVD1 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RSVD1 | HUB_VBUS_CTRL | OPERATIONAL_MODE | HOST_CURRENT_BELT | ||||
| R | R | R | R | ||||
| 0h | 0h | 2h | 7E8h | ||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HOST_CURRENT_BELT | |||||||
| R | |||||||
| 7E8h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:15 | RSVD1 | R | 0h | Reserved bits Reset Source: cfg_srst_n |
| 14 | HUB_VBUS_CTRL | R | 0h | Indicates whether core is asking for VBUS to be turned on in host mode. Reset Source: cfg_srst_n |
| 13:12 | OPERATIONAL_MODE | R | 2h | Indicates current operational mode of Controller. This directly reflects the value programmed into GCTL.PRTCAPDIR Controller register. 2'b01 - Host, 2'b10 - Device. Reset Source: cfg_srst_n |
| 11:0 | HOST_CURRENT_BELT | R | 7E8h | Indicates minimum of all received device BELT values and the BELT value set by the Set Latency Tolerance Value command. Reset Source: cfg_srst_n |