SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Channel Configuration Register is used to initialize static mode settings for the Block Copy DMA channel. This register may only be written when the channel is disabled (tx_enable in realtime control reg is 0).
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DMASS0_BCDMA_0 | 4842 0000h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| PAUSE_ON_ERR | RESERVED | ||||||
| R/W | NONE | ||||||
| 0h | 0h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | CHAN_TYPE | ||||||
| NONE | R/NA | ||||||
| 0h | Ch | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | BURST_SIZE | RESERVED | |||||
| NONE | R/W | NONE | |||||
| 0h | 1h | 0h | |||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | PAUSE_ON_ERR | R/W | 0h | Pause On Error: this field controls what the channel will do if an error or exception occurs during a data transfer. This field is encoded as follows: 0 = Channel will drop current work and move on 1 = Channel will pause and wait for SW to investigate and un-pause the channel. Reset Source: rst_mod_g_rst_n |
| 30:20 | RESERVED | NONE | 0h | Reserved |
| 19:16 | CHAN_TYPE | R/NA | Ch | Channel Type: this field controls and / or indicates the functional channel type for this channel and the work passing mechanism that the channel uses for communicating with the Host. Available channel types are as follows: 0-11 = RESERVED 12 = Channel performs Third Party Block Copy DMA transfers from memory to memory using pass by reference rings. 13-15 = RESERVED 12 Pass by reference block copy |
| 15:12 | RESERVED | NONE | 0h | Reserved |
| 11:10 | BURST_SIZE | R/W | 1h | Specifies the nominal burst size and alignment for data transfers on this channel. 0 = 32 Bytes 1 = 64 Bytes All other values are reserved The optimal burst size setting is 64 Bytes to maximize utilization of the channel FIFOs. Reset Source: rst_mod_g_rst_n |
| 9:0 | RESERVED | NONE | 0h | Reserved |