SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must be zero
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DEBUGSS_WRAP0 | 0007 2000 4004h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| CURRENTPORTSIZE | |||||||
| R/W | |||||||
| 1h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| CURRENTPORTSIZE | |||||||
| R/W | |||||||
| 1h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CURRENTPORTSIZE | |||||||
| R/W | |||||||
| 1h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CURRENTPORTSIZE | |||||||
| R/W | |||||||
| 1h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:0 | CURRENTPORTSIZE | R/W | 1h | The Current Port Size Register has the same format as the Supported Port Sizes register but only one bit is set, and all others must be zero |