SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
This register holds the number of masked overflow interrupts
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| TIMER0 | 0240 006Ch |
| TIMER1 | 0241 006Ch |
| TIMER2 | 0242 006Ch |
| TIMER3 | 0243 006Ch |
| TIMER4 | 0244 006Ch |
| TIMER5 | 0245 006Ch |
| TIMER6 | 0246 006Ch |
| TIMER7 | 0247 006Ch |
| TIMER8 | 0248 006Ch |
| TIMER9 | 0249 006Ch |
| TIMER10 | 024A 006Ch |
| TIMER11 | 024B 006Ch |
| TIMER12 | 024C 006Ch |
| TIMER13 | 024D 006Ch |
| TIMER14 | 024E 006Ch |
| TIMER15 | 024F 006Ch |
| WKUP_TIMER0 | 2B10 006Ch |
| WKUP_TIMER1 | 2B11 006Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| OVF_WRAPPING_VALUE | |||||||
| R/W | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| OVF_WRAPPING_VALUE | |||||||
| R/W | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OVF_WRAPPING_VALUE | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:24 | RESERVED | NONE | 0h | Reserved |
| 23:0 | OVF_WRAPPING_VALUE | R/W | 0h | The number of masked interrupts Reset Source: mod_g_rst_n |