SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The pin function register (PFUNC) specifies the function of AXRn, ACLKX, AHCLKX, AFSX, ACLKR, AHCLKR, and AFSR pins as either a McASP pin or a general-purpose input/output (GPIO) pin. CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCASP0 | 02B0 0010h |
| MCASP1 | 02B1 0010h |
| MCASP2 | 02B2 0010h |
| MCASP3 | 02B3 0010h |
| MCASP4 | 02B4 0010h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| AFSR | AHCLKR | ACLKR | AFSX | AHCLKX | ACLKX | AMUTE | RESERVED67 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED67 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED67 | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED67 | AXR | ||||||
| R | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | AFSR | R/W | 0h | Determines if AFSR pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 30 | AHCLKR | R/W | 0h | Determines if AHCLKR pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 29 | ACLKR | R/W | 0h | Determines if ACLKR pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 28 | AFSX | R/W | 0h | Determines if AFSX pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 27 | AHCLKX | R/W | 0h | Determines if AHCLKX pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 26 | ACLKX | R/W | 0h | Determines if ACLKX pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 25 | AMUTE | R/W | 0h | Determines if AMUTE pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |
| 24:4 | RESERVED67 | R | 0h | |
| 3:0 | AXR | R/W | 0h | Determines if AXRn pin functions as McASP or GPIO. 0 Pin functions as McASP pin. 1 Pin functions as GPIO pin. |