SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Device Generic Command Register This register enables software to program the controller using a single generic command interface to send link management packets and notifications. This register contains command, control, and status fields relevant to the current generic command, while the DGCMDPAR register provides the command parameter.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| USB0 | 3100 C714h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED_31_16 | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED_31_16 | |||||||
| R | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| CMDSTATUS | RESERVED_11 | CMDACT | RESERVED_9 | CMDIOC | |||
| R | R | R/W1TS | R | R/W | |||
| 0h | 0h | 0h | 0h | 0h | |||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMDTYP | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:16 | RESERVED_31_16 | R | 0h | Reserved |
| 15:12 | CMDSTATUS | R | 0h | Command Status - 1: CmdErr: Indicates that the device controller encountered an error while processing the command. - 0: Indicates command success Reset Source: rst_mod_g_rst_n |
| 11 | RESERVED_11 | R | 0h | Reserved |
| 10 | CMDACT | R/W1TS | 0h | Command Active The software sets this bit to 1 to enable the device controller to execute the generic command. The device controller sets this bit to 0 after executing the command. Reset Source: rst_mod_g_rst_n |
| 9 | RESERVED_9 | R | 0h | Reserved |
| 8 | CMDIOC | R/W | 0h | Command Interrupt on Complete When this bit is set, the device controller issues a Generic Command Completion event after executing the command. Note that this interrupt is mapped to DCFG.IntrNum. Note: This field must not set to '1' if the DCTL.RunStop field is '0'. Reset Source: rst_mod_g_rst_n |
| 7:0 | CMDTYP | R/W | 0h | CMDTYP Generic Command Type Specifies the type of generic command the software driver is requesting the controller to perform. - 02h: Set Periodic Parameters - 04h: Set Scratchpad Buffer Array Address Lo - 05h: Set Scratchpad Buffer Array Address Hi - 07h: Transmit Device Notification - 09h: Selected FIFO Flush - 0Ah: All FIFO Flush - 0Ch: Set Endpoint NRDY - 10h: Run SoC Bus LoopBack Test - 11h: Restart After Disconnect All other values are reserved. Reset Source: rst_mod_g_rst_n |