SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
By default, LFOSC0 is disabled after PORz. It supports a bypass mode. In this mode, an external clock can be driven on the XI Pin.