SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
The Scheduler block is responsible for monitoring the fullness level of the various FIFOs, monitoring input DMA triggering events, maintaining channel state information, and issuing credits to the Tx and Rx DMA units when it is time to perform each low level read or write operation.