SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
When an interrupt is generated, host CPU must take appropriate actions to identify the source of error and restart the respective channel in DMA and MCRC module. To restart a CRC channel user must perform the following steps in the ISR:
The host CPU must use byte write to restart each individual channel.