SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Captures Reason for Warm and Main Domain Power On Resets Read Only Mirror of MCU CTRL MMR version. Clearing these bits must be done through the MCU CTRL MMR.
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| WKUP_CTRL_MMR0 | 4301 8178h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RST_SRC_SAFETY_ERROR | RST_SRC_MAIN_ESM_ERROR | RESERVED | |||||
| R | R | NONE | |||||
| 0h | 0h | 0h | 0h | 0h | |||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RST_SRC_DM_WDT_RST | RESERVED | RST_SRC_SW_MCU_WARMRST | ||||
| NONE | R | NONE | R | ||||
| 0h | 0h | 0h | 0h | 0h | 0h | ||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | RST_SRC_WARM_OUT_RST | RST_SRC_COLD_OUT_RST | RESERVED | RST_SRC_DEBUG_RST | |||
| NONE | R | R | NONE | R | |||
| 0h | 0h | 0h | 0h | 0h | |||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RST_SRC_IPOR_WAKE | RESERVED | RST_SRC_THERMAL_RST | RESERVED | RESERVED | RST_SRC_MCU_RESET_PIN | |
| NONE | R | NONE | R | NONE | NONE | R | |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | RST_SRC_SAFETY_ERROR | R | 0h | Reset Caused by MCU ESM Error. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 30 | RST_SRC_MAIN_ESM_ERROR | R | 0h | Reset Caused by Main ESM Error. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 29:26 | RESERVED | NONE | 0h | Reserved |
| 23 | RESERVED | NONE | 0h | Reserved |
| 22 | RST_SRC_DM_WDT_RST | R | 0h | Watchdog Initiated Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 19:17 | RESERVED | NONE | 0h | Reserved |
| 16 | RST_SRC_SW_MCU_WARMRST | R | 0h | Software Warm Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 15:14 | RESERVED | NONE | 0h | Reserved |
| 13 | RST_SRC_WARM_OUT_RST | R | 0h | SMS Warm Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 12 | RST_SRC_COLD_OUT_RST | R | 0h | SMS Cold Reset. When set, indicates that a SMS Cold reset occurred and reset either MAIN or MCU domains (or both). Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 11:9 | RESERVED | NONE | 0h | Reserved |
| 8 | RST_SRC_DEBUG_RST | R | 0h | Debug Subsystem Initiated Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 7 | RESERVED | NONE | 0h | Reserved |
| 6 | RST_SRC_IPOR_WAKE | R | 0h | Wake Event Monitor Internal Power On Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 5 | RESERVED | NONE | 0h | Reserved |
| 4 | RST_SRC_THERMAL_RST | R | 0h | Thermal Reset. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |
| 3 | RESERVED | NONE | 0h | Reserved |
| 1 | RESERVED | NONE | 0h | Reserved |
| 0 | RST_SRC_MCU_RESET_PIN | R | 0h | Rest Caused by MCU Reset Pin. Field values (others are reserved): 1'b0 - UNKNOWN 1'b1 - DETECTED Reset Source: main_chip1_rst_n |