SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
serial mode
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| USB0 | 0F90 82B4h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FSLS_SERIALMODE_PULLUP2 | FSLS_SERIALMODE_PULLUP2_EN | DM_PULLDOWN | DM_PULLDOWN_EN | DP_PULLDOWN | DP_PULLDOWN_EN | LANE_REVERSE | LANE_REVERSE_EN |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0h | 0h | 0h | 0h | 0h | 0h | 0h | 0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:8 | RESERVED | NONE | 0h | Reserved |
| 7 | FSLS_SERIALMODE_PULLUP2 | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 6 | FSLS_SERIALMODE_PULLUP2_EN | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 5 | DM_PULLDOWN | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 4 | DM_PULLDOWN_EN | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 3 | DP_PULLDOWN | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 2 | DP_PULLDOWN_EN | R/W | 0h | This is a reserved register or field. It should not be written or read, and the value should be ignored. Reset Source: usb2_sync_preset_n |
| 1 | LANE_REVERSE | R/W | 0h | 0- Polarity inversion of DP/DM is not done, 1- Polarity inversion of DP/DM is done Reset Source: usb2_sync_preset_n |
| 0 | LANE_REVERSE_EN | R/W | 0h | 0- Lane Reverse Value is taken from primary input portlane_reverse, 1- Lane Reverse Value taken from UTMI_REG13[1] Reset Source: usb2_sync_preset_n |