SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Selects the source of ATL PCLK which drives ATL Measurement and Adjustment Logic
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MAIN_CTRL_MMR0 | 0010 A2B0h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | ATL_CLKSEL_PCLK_SEL_PROXY | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:3 | RESERVED | NONE | 0h | Reserved |
| 2:0 | ATL_CLKSEL_PCLK_SEL_PROXY | R/W | 0h | Selects the PCLK clock source Field values (others are reserved): 3'b000 - MAIN_PLL2_HSDIV8_CLKOUT 3'b001 - MAIN_PLL1_HSDIV6_CLKOUT 3'b010 - MAIN_PLL2_HSDIV0_CLKOUT 3'b011 - MAIN_PLL4_HSDIV1_CLKOUT 3'b100 - MAIN_PLL0_HSDIV7_CLKOUT 3'b101 - MCU_EXT_REFCLK0 (Pin) 3'b110 - EXT_REFCLK1 (Pin) Reset Source: mod_g_rst_n |