SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Fault Attribute Status register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCU_CTRL_MMR0 | 0450 102Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| FAULT_XID | |||||||
| R | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| FAULT_XID | FAULT_ROUTEID | ||||||
| R | R | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| FAULT_ROUTEID | |||||||
| R | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FAULT_PRIVID | |||||||
| R | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:20 | FAULT_XID | R | 0h | XID. Reset Source: mod_g_rst_n |
| 19:8 | FAULT_ROUTEID | R | 0h | Route ID. Reset Source: mod_g_rst_n |
| 7:0 | FAULT_PRIVID | R | 0h | Privilege ID. Reset Source: mod_g_rst_n |