SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Controls the voltage glitch detector circuit monitoring the VDD_CORE voltage domain
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| MCU_CTRL_MMR0 | 0451 A190h |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| VDD_CORE_GLDTC_CTRL_PWDB_PROXY | VDD_CORE_GLDTC_CTRL_RSTB_PROXY | RESERVED | |||||
| R/W | R/W | NONE | |||||
| 0h | 0h | 0h | |||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY | ||||||
| NONE | R/W | ||||||
| 0h | 0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | VDD_CORE_GLDTC_CTRL_PWDB_PROXY | R/W | 0h | Power down - active low. Field values (others are reserved): 1'b0 - PWRDN 1'b1 - PWRUP Reset Source: mcu_chip1_rst_n |
| 30 | VDD_CORE_GLDTC_CTRL_RSTB_PROXY | R/W | 0h | Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events. Field values (others are reserved): 1'b0 - RESET 1'b1 - ACTIVE Reset Source: mcu_chip1_rst_n |
| 29:19 | RESERVED | NONE | 0h | Reserved |
| 18:16 | VDD_CORE_GLDTC_CTRL_LP_FILTER_SEL_PROXY | R/W | 0h | Selects the glitch detect low-pass filter bandwidth Field values (others are reserved): 3'b000 - BW_150KHz 3'b001 - BW_125KHz 3'b010 - BW_100KHz 3'b011 - BW_80KHz 3'b100 - BW_60KHz 3'b101 - BW_45KHz 3'b110 - BW_30KHz 3'b111 - BW_15KHz Reset Source: mcu_chip1_rst_n |
| 15:14 | RESERVED | NONE | 0h | Reserved |
| 13:8 | VDD_CORE_GLDTC_CTRL_THRESH_HI_SEL_PROXY | R/W | 0h | Selects the high voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_93P5 6'b000001 - PCT_VDD_94 6'b000010 - PCT_VDD_94P5 6'b000011 - PCT_VDD_95 6'b000100 - PCT_VDD_95P5 6'b000101 - PCT_VDD_96 6'b000110 - PCT_VDD_96P5 6'b000111 - PCT_VDD_97 6'b001000 - PCT_VDD_97P5 6'b001001 - PCT_VDD_98 6'b001010 - PCT_VDD_98P5 6'b001011 - PCT_VDD_99 6'b001100 - PCT_VDD_99P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_100P5 6'b001111 - PCT_VDD_101 6'b010000 - PCT_VDD_101P5 6'b010001 - PCT_VDD_102 6'b010010 - PCT_VDD_102P5 6'b010011 - PCT_VDD_103 6'b010100 - PCT_VDD_103P5 6'b010101 - PCT_VDD_104 6'b010110 - PCT_VDD_104P5 6'b010111 - PCT_VDD_105 6'b011000 - PCT_VDD_105P5 6'b011001 - PCT_VDD_106 6'b011010 - PCT_VDD_106P5 6'b011011 - PCT_VDD_107 6'b011100 - PCT_VDD_107P5 6'b011101 - PCT_VDD_108 6'b011110 - PCT_VDD_108P5 6'b011111 - PCT_VDD_109 6'b100000 - PCT_VDD_109P5 6'b100001 - PCT_VDD_110 6'b100010 - PCT_VDD_111 6'b100011 - PCT_VDD_112 6'b100100 - PCT_VDD_113 6'b100101 - PCT_VDD_114 6'b100110 - PCT_VDD_115 6'b100111 - PCT_VDD_116 6'b101000 - PCT_VDD_117 6'b101001 - PCT_VDD_118 6'b101010 - PCT_VDD_119 6'b101011 - PCT_VDD_120 6'b101100 - PCT_VDD_121 6'b101101 - PCT_VDD_122 6'b101110 - PCT_VDD_123 6'b101111 - PCT_VDD_124 6'b110000 - PCT_VDD_125 6'b110001 - PCT_VDD_126 6'b110010 - PCT_VDD_127 6'b110011 - PCT_VDD_128 6'b110100 - PCT_VDD_129 6'b110101 - PCT_VDD_130 6'b110110 - PCT_VDD_131 6'b110111 - PCT_VDD_132 6'b111000 - PCT_VDD_133 6'b111001 - PCT_VDD_134 6'b111010 - PCT_VDD_135 6'b111011 - PCT_VDD_136 6'b111100 - PCT_VDD_137 6'b111101 - PCT_VDD_138 6'b111110 - PCT_VDD_139 6'b111111 - PCT_VDD_140 Reset Source: mcu_chip1_rst_n |
| 7:6 | RESERVED | NONE | 0h | Reserved |
| 5:0 | VDD_CORE_GLDTC_CTRL_THRESH_LO_SEL_PROXY | R/W | 0h | Selects the low voltage glitch threshold as a percentage of the monitored voltage Field values (others are reserved): 6'b000000 - PCT_VDD_106P5 6'b000001 - PCT_VDD_106 6'b000010 - PCT_VDD_105P5 6'b000011 - PCT_VDD_105 6'b000100 - PCT_VDD_104P5 6'b000101 - PCT_VDD_104 6'b000110 - PCT_VDD_103P5 6'b000111 - PCT_VDD_103 6'b001000 - PCT_VDD_102P5 6'b001001 - PCT_VDD_102 6'b001010 - PCT_VDD_101P5 6'b001011 - PCT_VDD_101 6'b001100 - PCT_VDD_100P5 6'b001101 - PCT_VDD_100 6'b001110 - PCT_VDD_99P5 6'b001111 - PCT_VDD_99 6'b010000 - PCT_VDD_98P5 6'b010001 - PCT_VDD_98 6'b010010 - PCT_VDD_97P5 6'b010011 - PCT_VDD_97 6'b010100 - PCT_VDD_96P5 6'b010101 - PCT_VDD_96 6'b010110 - PCT_VDD_95P5 6'b010111 - PCT_VDD_95 6'b011000 - PCT_VDD_94P5 6'b011001 - PCT_VDD_94 6'b011010 - PCT_VDD_93P5 6'b011011 - PCT_VDD_93 6'b011100 - PCT_VDD_92P5 6'b011101 - PCT_VDD_92 6'b011110 - PCT_VDD_91P5 6'b011111 - PCT_VDD_91 6'b100000 - PCT_VDD_90P5 6'b100001 - PCT_VDD_90 6'b100010 - PCT_VDD_89 6'b100011 - PCT_VDD_88 6'b100100 - PCT_VDD_87 6'b100101 - PCT_VDD_86 6'b100110 - PCT_VDD_85 6'b100111 - PCT_VDD_84 6'b101000 - PCT_VDD_83 6'b101001 - PCT_VDD_82 6'b101010 - PCT_VDD_81 6'b101011 - PCT_VDD_80 6'b101100 - PCT_VDD_79 6'b101101 - PCT_VDD_78 6'b101110 - PCT_VDD_77 6'b101111 - PCT_VDD_76 6'b110000 - PCT_VDD_75 6'b110001 - PCT_VDD_74 6'b110010 - PCT_VDD_73 6'b110011 - PCT_VDD_72 6'b110100 - PCT_VDD_71 6'b110101 - PCT_VDD_70 6'b110110 - PCT_VDD_69 6'b110111 - PCT_VDD_68 6'b111000 - PCT_VDD_67 6'b111001 - PCT_VDD_66 6'b111010 - PCT_VDD_65 6'b111011 - PCT_VDD_64 6'b111100 - PCT_VDD_63 6'b111101 - PCT_VDD_62 6'b111110 - PCT_VDD_61 6'b111111 - PCT_VDD_60 Reset Source: mcu_chip1_rst_n |