SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
MDIO Poll Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| CPSW0 | 0800 0F34h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| MANUALMODE | STATECHANGEMODE | RESERVED | |||||
| R/W | R/W | NONE | |||||
| 0h | 0h | 0h | |||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IPG | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | MANUALMODE | R/W | 0h | MDIO Manual Mode.
When set 1h, the MDIO pins are directly controlled by software through the bits in the CPSW_MDIO_MANUAL_IF_REG register 1h Manual Mode. |
| 30 | STATECHANGEMODE | R/W | 0h | MDIO State Change Mode.
When set, the MDIO is operating in State Change Mode. When clear, the MDIO is operating in normal mode. State change mode effects interrupt operations. 0h Normal Mode. 1h State Change Mode. |
| 29:8 | RESERVED | NONE | 0h | Reserved |
| 7:0 | IPG | R/W | 0h | Polling Inter Packet Gap Value. This value is the number of MDCLK_O clocks between each poll when polling is enabled. |