SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
CPPI Port 0 Control
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| CPSW0 | 0802 1004h + formula |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | CUT_THRU_MODE_ETH | RX_REMAP_DSCP_V6 | RX_REMAP_DSCP_V4 | RX_REMAP_VLAN | |||
| NONE | R/W | R/W | R/W | R/W | |||
| 0h | 0h | 0h | 0h | 0h | |||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RX_ECC_ERR_EN | TX_ECC_ERR_EN | RESERVED | |||||
| R/W | R/W | NONE | |||||
| 0h | 0h | 0h | |||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | RXTX_CHKSUM_EN | RESERVED | DSCP_IPV6_EN | DSCP_IPV4_EN | RX_CHECKSUM_EN | ||
| NONE | R/W | NONE | R/W | R/W | R/W | ||
| 0h | 0h | 0h | 0h | 0h | 0h | ||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:20 | RESERVED | NONE | 0h | Reserved |
| 19 | CUT_THRU_MODE_ETH | R/W | 0h | Port 0 Cut-Thru Mode.
Packets always egress from the host port (CPPI egress) store-and- forward regardless of this bit setting. This bit determines how a receive port operates when the host port is in a cut-thru packet destination mask. 0h Force packets with the host port in the
destination mask to be store-and-forward to
all destination ports.
1h The host port operates similar to Ethernet
ports. A cut-thru packet with the host in
the destination mask will not force the
packet to be store-and-forward unless the
cut-thru packet is held off due to word
counts or because another cut-thru packet
on the host port priority. |
| 18 | RX_REMAP_DSCP_V6 | R/W | 0h | Port 0 receive remap thread to DSCP IPV6 priority. |
| 17 | RX_REMAP_DSCP_V4 | R/W | 0h | Port 0 receive remap thread to DSCP IPV6 priority. |
| 16 | RX_REMAP_VLAN | R/W | 0h | Port 0 receive remap thread to VLAN. |
| 15 | RX_ECC_ERR_EN | R/W | 0h | Port 0 receive ECC Error Enable. This bit must be set to enable receive ECC error operations |
| 14 | TX_ECC_ERR_EN | R/W | 0h | Port 0 transmit ECC Error Enable. This bit must be set to enable transmit ECC error operations |
| 13:5 | RESERVED | NONE | 0h | Reserved |
| 4 | RXTX_CHKSUM_EN | R/W | 0h | Port 0 Multihost Port0 Rx to TX Checksum Enable |
| 3 | RESERVED | NONE | 0h | Reserved |
| 2 | DSCP_IPV6_EN | R/W | 0h | Port 0 IPv6 DSCP enable 0h IPV6 DSCP priority mapping is disabled 1h IPV6 DSCP priority mapping is enabled |
| 1 | DSCP_IPV4_EN | R/W | 0h | Port 0 IPV4 DSCP enable 0h IPV4 DSCP priority mapping is disabled 1h IPV4 DSCP priority mapping is enabled |
| 0 | RX_CHECKSUM_EN | R/W | 0h | Port 0 Receive (port 0 ingress) Checksum Enable 0h Port 0 receive checksum is disabled 1h Port 0 receive checksum is enabled |