SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
external coresight componenet rom table entry 7
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| DEBUGSS_WRAP0 | 0007 2000 006Ch |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RA00 | BASEADDR | ||||||
| R | R | ||||||
| 0h | 1D70h | ||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| BASEADDR | |||||||
| R | |||||||
| 1D70h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| BASEADDR | RA30 | PWRID | |||||
| R | R | R | |||||
| 1D70h | 0h | 0h | |||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWRID | RA0 | PWRIDVAL | RA1 | VALID | |||
| R | R | R | R | R | |||
| 0h | 0h | 0h | 1h | 0h | |||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | RA00 | R | 0h | always read as 0 |
| 30:12 | BASEADDR | R | 1D70h | Component base address |
| 11:9 | RA30 | R | 0h | always read as 0 |
| 8:4 | PWRID | R | 0h | always read as 0 |
| 3 | RA0 | R | 0h | always read as 0 |
| 2 | PWRIDVAL | R | 0h | power id valid |
| 1 | RA1 | R | 1h | always read as 1 |
| 0 | VALID | R | 0h | Component present,1, or not present,0, status bit |