SPRUJC6A December 2024 – July 2025 AM2752-Q1 , AM2754-Q1
Multidrop Mask Register
Return to Summary Table
| Instance Name | Physical Address |
|---|---|
| UART0 | 0280 00ACh |
| UART1 | 0281 00ACh |
| UART2 | 0282 00ACh |
| UART3 | 0283 00ACh |
| UART4 | 0284 00ACh |
| UART5 | 0285 00ACh |
| UART6 | 0286 00ACh |
| WKUP_UART0 | 2B30 00ACh |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| NONE | |||||||
| 0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MASK | |||||||
| R/W | |||||||
| 0h | |||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31:8 | RESERVED | NONE | 0h | Reserved |
| 7:0 | MASK | R/W | 0h | Address match masking value ? Writing a 0 to a bit means that the corresponding address bit will be ignored in matching Reset Source: mod_g_arstn |