제품 상세 정보

Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
CFP (HFG) 52 363.474225 mm² 19.065 x 19.065
  • 14-Bit Resolution
  • 105-MSPS Maximum Sample Rate
  • SNR = 70 dBc at 105 MSPS and 50 MHz IF
  • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
  • 2.2-VPP Differential Input Range
  • 5-V Supply Operation
  • 3.3-V CMOS Compatible Outputs
  • 2.3-W Total Power Dissipation
  • 2s Complement Output Format
  • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
  • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
  • Military Temperature Range
    ( –55°C to 125°C Tcase)
  • QML-V Qualified, SMD 5962-07206
  • Engineering Evaluation (/EM) Samples are Available(1)
  • APPLICATIONS
    • Single and Multichannel Digital Receivers
    • Base Station Infrastructure
    • Instrumentation
    • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    • 14-Bit Resolution
    • 105-MSPS Maximum Sample Rate
    • SNR = 70 dBc at 105 MSPS and 50 MHz IF
    • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
    • 2.2-VPP Differential Input Range
    • 5-V Supply Operation
    • 3.3-V CMOS Compatible Outputs
    • 2.3-W Total Power Dissipation
    • 2s Complement Output Format
    • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
    • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
    • Military Temperature Range
      ( –55°C to 125°C Tcase)
    • QML-V Qualified, SMD 5962-07206
    • Engineering Evaluation (/EM) Samples are Available(1)
    • APPLICATIONS
      • Single and Multichannel Digital Receivers
      • Base Station Infrastructure
      • Instrumentation
      • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    다운로드 스크립트와 함께 비디오 보기 비디오

    기술 자료

    star =TI에서 선정한 이 제품의 인기 문서
    검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
    13개 모두 보기
    상위 문서 유형 직함 형식 옵션 날짜
    * Data sheet Class V, 14 Bit, 105 MSPS Analog-to-Digital Converter datasheet (Rev. D) 2013/09/16
    * Radiation & reliability report ADS5424-SP Radiation Report 2016/12/05
    * SMD ADS5424-SP SMD 5962-07206 2016/07/08
    * Radiation & reliability report ADS5424 SEE Report 2015/03/26
    Application brief DLA Approved Optimizations for QML Products (Rev. C) PDF | HTML 2025/06/17
    Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) PDF | HTML 2025/06/10
    Selection guide TI Space Products (Rev. K) 2025/04/04
    More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) 2025/02/20
    Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 2022/10/19
    Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 2010/09/10
    Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 2009/04/28
    Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008/06/08
    Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008/06/02

    설계 및 개발

    추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

    시뮬레이션 모델

    ADS5424-SP IBIS MDOEL

    SLAM281.ZIP (15 KB) - IBIS Model
    계산 툴

    ANALOG-ENGINEER-CALC PC software analog engineer's calculator

    The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

    지원되는 제품 및 하드웨어

    지원되는 제품 및 하드웨어

    시뮬레이션 툴

    PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

    TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

    TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 착수하기 (...)
    패키지 CAD 기호, 풋프린트 및 3D 모델
    CFP (HFG) 52 Ultra Librarian

    주문 및 품질

    포함된 정보:
    • RoHS
    • REACH
    • 디바이스 마킹
    • 납 마감/볼 재질
    • MSL 등급/피크 리플로우
    • MTBF/FIT 예측
    • 물질 성분
    • 인증 요약
    • 지속적인 신뢰성 모니터링
    포함된 정보:
    • 팹 위치
    • 조립 위치

    지원 및 교육

    TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

    콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

    품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

    동영상