TI E2E™ forums with technical support from TI engineers
|*||Data sheet||ADC12DJ5200RF 10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC) datasheet (Rev. D)||PDF | HTML||26 Jul 2022|
|User guide||ADCxxDJxx00RF-TRF1208 Evaluation Module||PDF | HTML||12 Oct 2021|
|Third party documents||JESD204C Intel® FPGA IP and TI ADC12DJ5200RF Interoperability Report for Intel® Stratix® 10 Devices||22 Jul 2021|
|EVM User's guide||ADCxxDJxx00RF Evaluation Module User's Guide (Rev. A)||PDF | HTML||28 Jun 2021|
|Analog Design Journal||Clutter‐free power supplies for RF converters in radar applications (Part 1)||18 Mar 2021|
|Certificate||ADC12DJ5200RFEVM EU Declaration of Conformity (DoC) (Rev. B)||09 Mar 2021|
|Application note||Impact of PLL Jitter to GSPS ADC's SNR and Performance Optimization||11 Nov 2020|
|Technical article||Keys to quick success using high-speed data converters||13 Oct 2020|
|Application note||Powering Sensitive Noise ADC Designs with the TPS62913 Low-Noise Buck Converter||PDF | HTML||30 Sep 2020|
|Technical article||Step-by-step considerations for designing wide-bandwidth multichannel systems||04 Jun 2019|
|Technical article||So, what are S-parameters anyway?||23 May 2019|
For additional terms or required resources, click any title below to view the detail page where available.
|FCBGA (AAV)||144||View options|
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.