ADS58J89
- 4-Ch, 14-Bit 500MSPS With Digital Signal Processing
- Power Amplifier Linearization (Feedback) Modes
- 14-Bits Every Other Sample at 250MSPS
- Programmable Resolution vs Duty Cycle
- Duty Cycle 3:2 (60% 11-Bit, 40% 9-Bit)
- Duty Cycle 2:3 (40% 12-Bit, 60% 9-Bit)
- Duty Cycle 1:3 (25% 14-Bit, 75% 9-Bit)
- Traffic Receiver Modes
- 14-Bit 250MSPS: Decimate by 2 Filter, High/Low Pass
- 9-Bit SNR-Boost Filter (150-MHz Max Bandwidth)
- 9-to-14-Bit TDD Burst (200-MHz Max Bandwidth)
- Flexible Input Clock Buffer With Divide by 1/2/4
- JESD204B Digital Interface up to 5.0Gbps
- 1 or 2 Lanes per Channel, With Subclass 1
- 64-Pin VQFN Package (9 × 9 mm)
The ADS58J89 is a high-linearity, quad-channel, 14-bit, 250/500-MSPS IF (intermediate frequency) receiver. The four channels contain 500MSPS 14-bit ADCs followed by signal processing for wireless infrastructure systems. The channels can be configured in various modes depending on bandwidth, resolution and sample time requirements. The signal processing block contains selectable modes for decimation filters, SNR Boost filters, resolution versus time and time-division duplex (TDD) burst mode. Designed for high antenna count systems, the 4 channels provides high bandwidth and linearity to multi-channel receivers in a small footprint. The device can be dual function as traffic receiver and power amplifier linearization feedback path in TDD systems.
Key Specifications:
- Power Dissipation: 875 mW/ch
- Input Bandwidth (3dB): 900 MHz
- Aperture Jitter: 98 fs rms
- Channel Isolation: 85 dB
- Performance at ∫in = 170 MHz at 1.25 Vpp,
1 dBFS- SNR: 65.8 dBFS
- SFDR: 85 dBc HD2,3 95 dBFS non HD2,3
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | ADS58J89 Quad Channel 14-Bit 250/500 MSPS Receiver and Feedback IC datasheet | PDF | HTML | 2014年 11月 24日 |
EVM User's guide | ADS58J89 EVM User's Guide (Rev. A) | 2016年 1月 12日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
支援產品和硬體
產品
精密度運算放大器 (Vos<1mV)
一般用途運算放大器
音訊運算放大器
轉阻放大器
高速運算放大器 (GBW ≥ 50 MHz)
功率運算放大器
視訊放大器
線路驅動器
轉導放大器與雷射驅動器
全差分放大器
精確 ADC
生物感測 AFE
高速 ADC (≥10 MSPS)
接收器
觸控式螢幕控制器
差分放大器
儀器放大器
音訊線路接收器
類比電流感測放大器
數位電源監測器
配備整合式分流電阻器的類比電流感測放大器
具整合式分流電阻器的數位電源監測器
晶粒與晶圓服務
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFN (RGC) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點