ADS5541
- 14-Bit Resolution
- 105MSPS Sample Rate
- High SNR: 72dBFS at 100MHz fIN
- High SFDR: 86dBc at 100MHz fIN
- 2.3VPP Differential Input Voltage
- Internal Voltage Reference
- 3.3V Single-Supply Voltage
- Analog Power Dissipation: 571mW
- Serial Programming Interface
- TQFP-64 PowerPAD™ Package
- Pin-Compatible With:
- ADS5500 (14-Bit, 125MSPS)
- ADS5542 (14-Bit, 80MSPS)
- ADS5520 (12-Bit, 125MSPS)
- ADS5521 (12-Bit, 105MSPS)
- ADS5522 (12-Bit, 80MSPS)
- Recommended Op Amps:
- OPA695, OPA847, THS3202, THS3201, THS4503, THS4509, THS9001
- APPLICATIONS
- Wireless Communication
- Communication Receivers
- Base Station Infrastructure
- Test and Measurement Instrumentation
- Single and Multichannel Digital Receivers
- Communication Instrumentation
- Radar, Infrared
- Video and Imaging
- Medical Equipment
- Military Equipment
- Wireless Communication
PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
The ADS5541 is a high-performance, 14-bit, 105MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in a small space, the ADS5541 has excellent analog power dissipation of 571mW at 3.3V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. The parallel CMOS compatible outputs ensure seamless interfacing with common logic.
The ADS5541 is available in a TQFP-64 PowerPAD package over the industrial temperature range.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | 14-Bit, 105MSPS Analog-to-Digital Converter datasheet (Rev. C) | 2007年 1月 31日 | |
Application note | Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) | 2015年 5月 22日 | ||
Application note | Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) | 2013年 7月 19日 | ||
Application note | Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) | 2010年 9月 10日 | ||
Application note | Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio | 2009年 4月 28日 | ||
Application note | CDCE62005 as Clock Solution for High-Speed ADCs | 2008年 9月 4日 | ||
Application note | CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters | 2008年 6月 8日 | ||
Application note | Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 | 2008年 6月 2日 | ||
User guide | ADS5500/5541/5542/5520/5521/5522 14-&12-Bit Single Channel ADC w/LVDT1422 Output | 2006年 7月 26日 | ||
Analog Design Journal | Clocking High-Speed Data Converters | 2005年 1月 18日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
支援產品和硬體
產品
精密度運算放大器 (Vos<1mV)
一般用途運算放大器
音訊運算放大器
轉阻放大器
高速運算放大器 (GBW ≥ 50 MHz)
功率運算放大器
視訊放大器
線路驅動器
轉導放大器與雷射驅動器
全差分放大器
精確 ADC
生物感測 AFE
高速 ADC (≥10 MSPS)
接收器
觸控式螢幕控制器
差分放大器
儀器放大器
音訊線路接收器
類比電流感測放大器
數位電源監測器
配備整合式分流電阻器的類比電流感測放大器
具整合式分流電阻器的數位電源監測器
晶粒與晶圓服務
JITTER-SNR-CALC — Jitter and SNR calculator
JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.
支援產品和硬體
產品
高速 ADC (≥10 MSPS)
精確 ADC
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
HTQFP (PAP) | 64 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。