產品詳細資料

Sample rate (max) (Msps) 100 Resolution (Bits) 10, 14 Number of input channels 8, 16, 32 Interface type JESD204B, Serial LVDS Analog input BW (MHz) 70 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 656 Architecture SAR SNR (dB) 73.5 ENOB (Bits) 10, 12, 14 SFDR (dB) 91.8 Operating temperature range (°C) 0 to 70 Input buffer No
Sample rate (max) (Msps) 100 Resolution (Bits) 10, 14 Number of input channels 8, 16, 32 Interface type JESD204B, Serial LVDS Analog input BW (MHz) 70 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 656 Architecture SAR SNR (dB) 73.5 ENOB (Bits) 10, 12, 14 SFDR (dB) 91.8 Operating temperature range (°C) 0 to 70 Input buffer No
NFBGA (ZZE) 198 135 mm² 9 x 15
  • 16-Channel ADC configurable to convert 8, 16, or 32 inputs
  • Maximum ADC Conversion Rate:
    • 125 MSPS in 10-bit mode
    • 100 MSPS in 12-bit mode
    • 65 MSPS in 14-bit mode
  • Supplies: 1.2 V, 1.8 V
  • Differential or single-ended input Clock
  • Signal-to-noise ratio (SNR):
    • 61 dBFS in 10-bit mode
    • 69 dBFS in 12-bit mode
    • 73.5 dBFS in 14-Bit Mode
  • Power at 125 MSPS: 48.6 mW/channel
  • 16 ADCs configurable to convert:
    • 8 Inputs with a sampling rate of a 2X ADC conversion rate
    • 16 Inputs with a sampling rate of a 1X ADC conversion rate
    • 32 Inputs with a sampling rate of a 0.5X ADC conversion rate
  • 1 Gbps LVDS interface with 16X, 14X, 12X, and 10X serialization
  • 5 Gbps JESD interface:
    • JESD204B Subclass 0, 1, and 2
    • 2, 4, or 8 Channels per JESD lane
  • Package: NFBGA-198 (9 mm × 15 mm)
  • 16-Channel ADC configurable to convert 8, 16, or 32 inputs
  • Maximum ADC Conversion Rate:
    • 125 MSPS in 10-bit mode
    • 100 MSPS in 12-bit mode
    • 65 MSPS in 14-bit mode
  • Supplies: 1.2 V, 1.8 V
  • Differential or single-ended input Clock
  • Signal-to-noise ratio (SNR):
    • 61 dBFS in 10-bit mode
    • 69 dBFS in 12-bit mode
    • 73.5 dBFS in 14-Bit Mode
  • Power at 125 MSPS: 48.6 mW/channel
  • 16 ADCs configurable to convert:
    • 8 Inputs with a sampling rate of a 2X ADC conversion rate
    • 16 Inputs with a sampling rate of a 1X ADC conversion rate
    • 32 Inputs with a sampling rate of a 0.5X ADC conversion rate
  • 1 Gbps LVDS interface with 16X, 14X, 12X, and 10X serialization
  • 5 Gbps JESD interface:
    • JESD204B Subclass 0, 1, and 2
    • 2, 4, or 8 Channels per JESD lane
  • Package: NFBGA-198 (9 mm × 15 mm)

The ADS52J91 is a low-power, high-performance, 16-channel, analog-to-digital converter (ADC). The conversion rate of each ADC goes up to a maximum of 125 MSPS in 10-bit mode. The maximum conversion rate reduces when the ADC resolution is set to a higher value.

The device can be configured to accept 8, 16, or 32 inputs. In 32-input mode, each ADC alternately samples and converts two different inputs each at an effective sampling rate that is half of the ADC conversion rate. In 8-bit input mode, two ADCs convert the same input in an interleaved manner, resulting in an effective sampling rate that is twice the ADC conversion rate. The ADC is designed to scale its power with the conversion rate.

The ADC outputs are serialized and output through a low-voltage differential signaling (LVDS) interface along with a frame clock and a high-speed bit clock.

The device also has an optional JESD204B interface while operating in the 16-input and 32-input modes. This interface runs up to 5 Gbps

The device is available in a 9-mm × 15-mm, 0.8-mm pitch, NFBGA-198 package

The ADS52J91 is a low-power, high-performance, 16-channel, analog-to-digital converter (ADC). The conversion rate of each ADC goes up to a maximum of 125 MSPS in 10-bit mode. The maximum conversion rate reduces when the ADC resolution is set to a higher value.

The device can be configured to accept 8, 16, or 32 inputs. In 32-input mode, each ADC alternately samples and converts two different inputs each at an effective sampling rate that is half of the ADC conversion rate. In 8-bit input mode, two ADCs convert the same input in an interleaved manner, resulting in an effective sampling rate that is twice the ADC conversion rate. The ADC is designed to scale its power with the conversion rate.

The ADC outputs are serialized and output through a low-voltage differential signaling (LVDS) interface along with a frame clock and a high-speed bit clock.

The device also has an optional JESD204B interface while operating in the 16-input and 32-input modes. This interface runs up to 5 Gbps

The device is available in a 9-mm × 15-mm, 0.8-mm pitch, NFBGA-198 package

下載 觀看有字幕稿的影片 影片

索取更多資訊

提供完整的產品規格表。立即索取

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 日期
* Data sheet ADS52J91 10-Bit, 12-Bit, 14-Bit, Multichannel, Low-Power, High-Speed ADC With LVDS, JESD Outputs datasheet PDF | HTML 2021年 9月 15日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

計算工具

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
NFBGA (ZZE) 198 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片