ADS5294

現行

八通道 14 位元 80-MSPS 類比轉數位轉換器 (ADC)

立即訂購

產品規格表

document-pdfAcrobat Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC datasheet (Rev. E) (英文)

ADS5294

現行

產品規格表

立即訂購

產品詳細資料

Sample rate (max) (Msps)

80

Resolution (Bits)

12, 14

Number of input channels

8

Interface type

Serial LVDS

Analog input BW (MHz)

550

Features

Low Power

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

464

Architecture

Pipeline

SNR (dB)

78.2

ENOB (Bits)

12.2

SFDR (dB)

84

Operating temperature range (°C)

-40 to 85

Input buffer

No

Sample rate (max) (Msps)

80

Resolution (Bits)

12, 14

Number of input channels

8

Interface type

Serial LVDS

Analog input BW (MHz)

550

Features

Low Power

Rating

Catalog

Peak-to-peak input voltage range (V)

2

Power consumption (typ) (mW)

464

Architecture

Pipeline

SNR (dB)

78.2

ENOB (Bits)

12.2

SFDR (dB)

84

Operating temperature range (°C)

-40 to 85

Input buffer

No

HTQFP (PFP)

80

196 mm² (14 mm × 14 mm)

Maximum Sample Rate: 80 MSPS/14-Bit
High Signal-to-Noise Ratio
- 75.5-dBFS SNR at 5 MHz / 80 MSPS
- 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
- 84-dBc SFDR at 5 MHz / 80 MSPS
Low Power Consumption
- 58 mW/CH at 50 MSPS
- 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
Digital Processing Block
- Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
- Programmable IIR High-Pass Filter to Minimize DC Offset
- Programmable Digital Gain: 0 dB to 12 dB
- 2-Channel or 4-Channel Averaging
Flexible Serialized LVDS Outputs:
- One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
- Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
Internal and External References
1.8-V Operation for Low Power Consumption
Low-Frequency Noise Suppression
Recovery From 6-dB Overload Within 1 Clock Cycle
Package: 12-mm × 12-mm 80-Pin QFP

Maximum Sample Rate: 80 MSPS/14-Bit
High Signal-to-Noise Ratio
- 75.5-dBFS SNR at 5 MHz / 80 MSPS
- 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
- 84-dBc SFDR at 5 MHz / 80 MSPS
Low Power Consumption
- 58 mW/CH at 50 MSPS
- 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
Digital Processing Block
- Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
- Programmable IIR High-Pass Filter to Minimize DC Offset
- Programmable Digital Gain: 0 dB to 12 dB
- 2-Channel or 4-Channel Averaging
Flexible Serialized LVDS Outputs:
- One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
- Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
Internal and External References
1.8-V Operation for Low Power Consumption
Low-Frequency Noise Suppression
Recovery From 6-dB Overload Within 1 Clock Cycle
Package: 12-mm × 12-mm 80-Pin QFP

The ADS5294 is a low-power 80-MSPS 8-Channel ADC that uses CMOS process technology and innovative circuit techniques. Low power consumption, high SNR, low SFDR, and consistent overload recovery allow users to design high-performance systems.

The digital processing block of the ADS5294 integrates several commonly used digital functions for improving system performance. The device includes a digital filter module that has built-in decimation filters (with lowpass, highpass and bandpass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This rate is useful for narrow-band applications, where the filters are used to conveniently improve SNR and knock-off harmonics, while at the same time reducing the output data rate. The device includes an averaging mode where two channels (or even four channels) are averaged to improve SNR.

Serial LVDS outputs reduce the number of interface lines and enable the highest system integration. The digital data from each channel ADC is output over one or two wires of LVDS output lines depending on the ADC sampling rate. This 2-wire interface maintains a low serial-data rate, allowing low-cost FPGA-based receivers to be used even at a high sample rate. The ADC resolution is programmed to 12-bit or 14-bit through registers. A unique feature is the programmable-mapping module that allows flexible mapping between the input channels and the LVDS output pins. This module greatly reduces the complexity of LVDS-output routing, and by reducing the number of PCB layers, potentially results in cheaper system boards.

The device integrates an internal reference trimmed to accurately match across devices. Internal reference mode achieves the best performance. External references can also drive the device.

The device is available in a 12-mm × 12-mm 80-pin QFP package. The device is specified over a –40°C to 85°C operating temperature range. ADS5294 is completely pin-to-pin and register compatible to ADS5292.

The ADS5294 is a low-power 80-MSPS 8-Channel ADC that uses CMOS process technology and innovative circuit techniques. Low power consumption, high SNR, low SFDR, and consistent overload recovery allow users to design high-performance systems.

The digital processing block of the ADS5294 integrates several commonly used digital functions for improving system performance. The device includes a digital filter module that has built-in decimation filters (with lowpass, highpass and bandpass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This rate is useful for narrow-band applications, where the filters are used to conveniently improve SNR and knock-off harmonics, while at the same time reducing the output data rate. The device includes an averaging mode where two channels (or even four channels) are averaged to improve SNR.

Serial LVDS outputs reduce the number of interface lines and enable the highest system integration. The digital data from each channel ADC is output over one or two wires of LVDS output lines depending on the ADC sampling rate. This 2-wire interface maintains a low serial-data rate, allowing low-cost FPGA-based receivers to be used even at a high sample rate. The ADC resolution is programmed to 12-bit or 14-bit through registers. A unique feature is the programmable-mapping module that allows flexible mapping between the input channels and the LVDS output pins. This module greatly reduces the complexity of LVDS-output routing, and by reducing the number of PCB layers, potentially results in cheaper system boards.

The device integrates an internal reference trimmed to accurately match across devices. Internal reference mode achieves the best performance. External references can also drive the device.

The device is available in a 12-mm × 12-mm 80-pin QFP package. The device is specified over a –40°C to 85°C operating temperature range. ADS5294 is completely pin-to-pin and register compatible to ADS5292.

filter

尋找其它高速 ADC (≥10 MSPS)

下載觀看有字幕稿的影片影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 5

重要文件	類型	標題	日期
*	資料表	Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC datasheet (Rev. E)	2018/4/23
	應用說明	High Speed ADCs and Amplifiers for Flow Cytometry Applications	2020/10/12
	應用說明	Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)	2015/5/22
	應用說明	Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)	2013/7/19
	應用說明	Understanding Serial LVDS Capture in High-Speed ADCs	2013/7/10