產品詳細資料

Sample rate (max) (Msps) 80, 200 Resolution (Bits) 10, 12 Number of input channels 4, 8 Interface type Serial LVDS Analog input BW (MHz) 500 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 560 Architecture Pipeline SNR (dB) 70.3 ENOB (Bits) 11.3 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 80, 200 Resolution (Bits) 10, 12 Number of input channels 4, 8 Interface type Serial LVDS Analog input BW (MHz) 500 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 560 Architecture Pipeline SNR (dB) 70.3 ENOB (Bits) 11.3 SFDR (dB) 83 Operating temperature range (°C) -40 to 85 Input buffer No
VQFN (RGC) 64 81 mm² 9 x 9
  • Configurable Modes of Operation:
    • 10-Bit, 200-MSPS, 4-Channel ADC
    • 12-Bit, 160-MSPS, 4-Channel ADC
    • 10-Bit, 100-MSPS, 8-Channel ADC
    • 12-Bit, 80-MSPS, 8-Channel ADC
  • Designed for Low Power:
    • 65 mW per Channel at 80 MSPS
      (12-Bit, 8-Channel)
    • 150 mW per Channel at 200 MSPS
      (10-Bit, 4-Channel)
  • 12-Bit, 80 MSPS:
    • SNR: 70.3 dBFS
  • 10-Bit, 200 MSPS:
    • SNR: 61.3 dBFS
    • Interleaving Spur: > 60 dBc at 90 MHz
  • Serial LVDS One-Wire Interface:
    • 10x Serialization up to 1000 Mbps Data Rate per Wire
    • 12x Serialization up to 960 Mbps Data Rate per Wire
  • Digital Processing Block:
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
  • Low-Frequency Noise Suppression Mode
  • Programmable Mapping Between ADC Input Channels and LVDS Output Pins
  • Channel Averaging Mode
  • Variety of LVDS Test Patterns to Verify
    Data Capture by FPGA or Receiver
  • Package: 9-mm × 9-mm QFN-64
  • Configurable Modes of Operation:
    • 10-Bit, 200-MSPS, 4-Channel ADC
    • 12-Bit, 160-MSPS, 4-Channel ADC
    • 10-Bit, 100-MSPS, 8-Channel ADC
    • 12-Bit, 80-MSPS, 8-Channel ADC
  • Designed for Low Power:
    • 65 mW per Channel at 80 MSPS
      (12-Bit, 8-Channel)
    • 150 mW per Channel at 200 MSPS
      (10-Bit, 4-Channel)
  • 12-Bit, 80 MSPS:
    • SNR: 70.3 dBFS
  • 10-Bit, 200 MSPS:
    • SNR: 61.3 dBFS
    • Interleaving Spur: > 60 dBc at 90 MHz
  • Serial LVDS One-Wire Interface:
    • 10x Serialization up to 1000 Mbps Data Rate per Wire
    • 12x Serialization up to 960 Mbps Data Rate per Wire
  • Digital Processing Block:
    • Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
    • Programmable IIR High-Pass Filter to Minimize DC Offset
    • Programmable Digital Gain: 0 dB to 12 dB
  • Low-Frequency Noise Suppression Mode
  • Programmable Mapping Between ADC Input Channels and LVDS Output Pins
  • Channel Averaging Mode
  • Variety of LVDS Test Patterns to Verify
    Data Capture by FPGA or Receiver
  • Package: 9-mm × 9-mm QFN-64

The ADS5296A is a low-power, 12-bit, 8-channel, analog-to-digital converter (ADC) with sample rates up to 80 MSPS. However, the device can also be configured to operate as a 4-channel ADC running at 2x the sample rate by interleaving data from two ADC channels. In interleaving mode, the device accepts a double frequency input clock. Each ADC in a pair converts a common analog input signal at alternate rising edges of the 2x input clock. The device can either be configured as a 10-bit, 4-channel ADC with sample rates up to 200 MSPS or as a 12-bit, 4-channel ADC with sample rates up to 160 MSPS.

The data from each ADC within the interleaved pair is output in serial format over one LVDS pair up to a maximum data rate of 1 Gbps (10 bits at 100 MSPS). With interleaving disabled, the ADS5296A can also be operated as an 8-channel, 10-bit device with sample rates up to 100 MSPS.

Several digital functions commonly used in systems are included in the device. These functions include a low-frequency noise suppression (LFNS) mode, digital filtering options, and programmable mapping of LVDS output pins and analog input channels.

For low input frequency applications, the LFNS mode enables the suppression of noise at low frequencies and improves SNR in the 1-MHz band near dc by approximately 3 dB. Digital filtering options include low-pass, high-pass, and band-pass digital filters as well as dc offset removal filters.

Low power consumption and integration of multiple channels in a small package makes the device attractive for high channel count data acquisition systems. The device is available in a compact 9-mm × 9-mm QFN-64 package. The ADS5296A is specified over the –40°C to +85°C operating temperature range.

The ADS5296A is a low-power, 12-bit, 8-channel, analog-to-digital converter (ADC) with sample rates up to 80 MSPS. However, the device can also be configured to operate as a 4-channel ADC running at 2x the sample rate by interleaving data from two ADC channels. In interleaving mode, the device accepts a double frequency input clock. Each ADC in a pair converts a common analog input signal at alternate rising edges of the 2x input clock. The device can either be configured as a 10-bit, 4-channel ADC with sample rates up to 200 MSPS or as a 12-bit, 4-channel ADC with sample rates up to 160 MSPS.

The data from each ADC within the interleaved pair is output in serial format over one LVDS pair up to a maximum data rate of 1 Gbps (10 bits at 100 MSPS). With interleaving disabled, the ADS5296A can also be operated as an 8-channel, 10-bit device with sample rates up to 100 MSPS.

Several digital functions commonly used in systems are included in the device. These functions include a low-frequency noise suppression (LFNS) mode, digital filtering options, and programmable mapping of LVDS output pins and analog input channels.

For low input frequency applications, the LFNS mode enables the suppression of noise at low frequencies and improves SNR in the 1-MHz band near dc by approximately 3 dB. Digital filtering options include low-pass, high-pass, and band-pass digital filters as well as dc offset removal filters.

Low power consumption and integration of multiple channels in a small package makes the device attractive for high channel count data acquisition systems. The device is available in a compact 9-mm × 9-mm QFN-64 package. The ADS5296A is specified over the –40°C to +85°C operating temperature range.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 日期
* Data sheet 10-Bit, 200-MSPS, 4-Channel and 12-Bit, 80-MSPS, 8-Channel ADC . datasheet 2013年 10月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發模組 (EVM) 的 GUI

SLAC547 ADS5295 and ADS5296 GUI Installer, v2.1

支援產品和硬體

支援產品和硬體

模擬型號

ADS5296 IBIS Model

SBAM169.ZIP (13 KB) - IBIS Model
計算工具

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGC) 64 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片