Product details

Sample rate (max) (Msps) 65 Resolution (Bits) 14 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 725 Architecture Pipeline SNR (dB) 74.4 ENOB (Bits) 11.9 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 65 Resolution (Bits) 14 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 725 Architecture Pipeline SNR (dB) 74.4 ENOB (Bits) 11.9 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
HTQFP (PFP) 80 196 mm² 14 x 14
  • Dual ADC
  • 14 Bit Resolution
  • 65 MSPS Sample Rate
  • High SNR = 74 dBFs at 70 MHz fIN
  • High SFDR = 84 dBc at 70 MHz fIN
  • 2.3 VPP Differential Input Voltage
  • Internal / External Voltage Reference
  • 3.3 V Single-Supply Voltage
  • Analog Power Dissipation = 0.72 W
  • Output Supply Power Dissipation = 0.17 W
  • 80 Lead PowerPad™ TQFP Package
  • Two’s Complement Output Format
  • APPLICATIONS
    • Communication Receivers
    • Base Station Infrastructure
    • Test and Measurement Instrumentation

PowerPAD and CommsADC are trademarks of Texas Instruments.

  • Dual ADC
  • 14 Bit Resolution
  • 65 MSPS Sample Rate
  • High SNR = 74 dBFs at 70 MHz fIN
  • High SFDR = 84 dBc at 70 MHz fIN
  • 2.3 VPP Differential Input Voltage
  • Internal / External Voltage Reference
  • 3.3 V Single-Supply Voltage
  • Analog Power Dissipation = 0.72 W
  • Output Supply Power Dissipation = 0.17 W
  • 80 Lead PowerPad™ TQFP Package
  • Two’s Complement Output Format
  • APPLICATIONS
    • Communication Receivers
    • Base Station Infrastructure
    • Test and Measurement Instrumentation

PowerPAD and CommsADC are trademarks of Texas Instruments.

The ADS5553 is a high-performance, dual channel, 14 bit, 65 MSPS analog-to-digital converter (ADC). To provide a complete solution, each channel includes a high-bandwidth linear sample-and-hold stage (S& H) and an internal reference. Designed for applications demanding high dynamic performance in a small space, the ADS5553 has excellent power consumption of 0.9 W at 3.3 V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements, yet an external reference can be used optionally to suit the accuracy and low drift requirements of the application. The outputs are parallel CMOS compatible.

The ADS5553 is available in a 80 lead TQFP PowerPAD package and is specified over the full temperature range of -40°C to 85°C.

The ADS5553 is a high-performance, dual channel, 14 bit, 65 MSPS analog-to-digital converter (ADC). To provide a complete solution, each channel includes a high-bandwidth linear sample-and-hold stage (S& H) and an internal reference. Designed for applications demanding high dynamic performance in a small space, the ADS5553 has excellent power consumption of 0.9 W at 3.3 V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements, yet an external reference can be used optionally to suit the accuracy and low drift requirements of the application. The outputs are parallel CMOS compatible.

The ADS5553 is available in a 80 lead TQFP PowerPAD package and is specified over the full temperature range of -40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 9
Top documentation Type Title Format options Date
* Data sheet Dual 14 Bit, 65 MSPS ADC datasheet 21 Feb 2005
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22 May 2015
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19 Jul 2013
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 10 Sep 2010
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 28 Apr 2009
Application note CDCE62005 as Clock Solution for High-Speed ADCs 04 Sep 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08 Jun 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02 Jun 2008
Analog Design Journal Clocking High-Speed Data Converters 18 Jan 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Support software

HSADC-SPI-UTILITY ADS5400 EVM GUI

Supported products & hardware

Supported products & hardware

Simulation model

ADS55xx IBIS Model (Rev. C)

SBAC028C.ZIP (343 KB) - IBIS Model
Calculation tool

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Supported products & hardware

Supported products & hardware

Calculation tool

JITTER-SNR-CALC Jitter and SNR calculator

JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.

Supported products & hardware

Supported products & hardware

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins CAD symbols, footprints & 3D models
HTQFP (PFP) 80 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos