Product details

Architecture Voltage FB Number of channels (#) 2 Total supply voltage (Min) (+5V=5, +/-5V=10) 2.7 Total supply voltage (Max) (+5V=5, +/-5V=10) 5.5 GBW (Typ) (MHz) 120 BW @ Acl (MHz) 120 Acl, min spec gain (V/V) 1 Slew rate (Typ) (V/us) 115 Vn at flatband (Typ) (nV/rtHz) 2.5 Vn at 1 kHz (Typ) (nV/rtHz) 3.2 Iq per channel (Typ) (mA) 2 Vos (offset voltage @ 25 C) (Max) (mV) 0.1 Rail-to-rail In to V-, Out Rating Catalog Operating temperature range (C) -40 to 125 CMRR (Typ) (dB) 117 Input bias current (Max) (pA) 4000000 Offset drift (Typ) (uV/C) 0.5 Output current (Typ) (mA) 100 2nd harmonic (dBc) 155 3rd harmonic (dBc) 144 @ MHz 0.01
Architecture Voltage FB Number of channels (#) 2 Total supply voltage (Min) (+5V=5, +/-5V=10) 2.7 Total supply voltage (Max) (+5V=5, +/-5V=10) 5.5 GBW (Typ) (MHz) 120 BW @ Acl (MHz) 120 Acl, min spec gain (V/V) 1 Slew rate (Typ) (V/us) 115 Vn at flatband (Typ) (nV/rtHz) 2.5 Vn at 1 kHz (Typ) (nV/rtHz) 3.2 Iq per channel (Typ) (mA) 2 Vos (offset voltage @ 25 C) (Max) (mV) 0.1 Rail-to-rail In to V-, Out Rating Catalog Operating temperature range (C) -40 to 125 CMRR (Typ) (dB) 117 Input bias current (Max) (pA) 4000000 Offset drift (Typ) (uV/C) 0.5 Output current (Typ) (mA) 100 2nd harmonic (dBc) 155 3rd harmonic (dBc) 144 @ MHz 0.01
VSSOP (DGK) 8 15 mm² 3 x 4.9
  • Excellent dynamic performance:
    • Low distortion: –122 dBc for HD2 and
      –140 dBc for HD3 at 100 kHz
    • Gain bandwidth (G = 100): 120 MHz
    • Slew rate: 115 V/µs
    • 16-bit settling at 4-V step: 280 ns
    • Low voltage noise: 2.5 nV/√Hz at 10 kHz
    • Low output impedance: 1 Ω at 1 MHz
  • Excellent DC precision:
    • Offset voltage: ±100 µV (maximum)
    • Offset voltage drift: ±3 µV/ºC (maximum)
    • Low quiescent current: 2 mA (typical)
  • Input common-mode range includes negative rail
  • Rail-to-rail output
  • Wide temperature range: fully specified from –40°C to +125°C
  • Excellent dynamic performance:
    • Low distortion: –122 dBc for HD2 and
      –140 dBc for HD3 at 100 kHz
    • Gain bandwidth (G = 100): 120 MHz
    • Slew rate: 115 V/µs
    • 16-bit settling at 4-V step: 280 ns
    • Low voltage noise: 2.5 nV/√Hz at 10 kHz
    • Low output impedance: 1 Ω at 1 MHz
  • Excellent DC precision:
    • Offset voltage: ±100 µV (maximum)
    • Offset voltage drift: ±3 µV/ºC (maximum)
    • Low quiescent current: 2 mA (typical)
  • Input common-mode range includes negative rail
  • Rail-to-rail output
  • Wide temperature range: fully specified from –40°C to +125°C

The OPA2626 operational amplifier is a 16-bit and 18-bit, high-precision, successive-approximation register (SAR) analog-to-digital converter (ADC) driver with low total harmonic distortion (THD) and noise. This op amp is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). With a high DC precision of only 100-µV offset voltage, a wide gain-bandwidth product of 120 MHz, and a low wideband noise of 2.5 nV/√Hz, this device is optimized for driving high-throughput, high-resolution SAR ADCs in applications such as the ADS88xx family of SAR ADCs.

The OPA2626 is available in an 8-pin VSSOP package and is specified for operation from –40°C to +125°C.

The OPA2626 operational amplifier is a 16-bit and 18-bit, high-precision, successive-approximation register (SAR) analog-to-digital converter (ADC) driver with low total harmonic distortion (THD) and noise. This op amp is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit effective number of bits (ENOB). With a high DC precision of only 100-µV offset voltage, a wide gain-bandwidth product of 120 MHz, and a low wideband noise of 2.5 nV/√Hz, this device is optimized for driving high-throughput, high-resolution SAR ADCs in applications such as the ADS88xx family of SAR ADCs.

The OPA2626 is available in an 8-pin VSSOP package and is specified for operation from –40°C to +125°C.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet OPA2626 High-Speed, High-Precision, Low-Distortion, 16-Bit and 18-Bit Analog-to-Digital Converter (ADC) Driver datasheet (Rev. A) PDF | HTML 19 Dec 2019
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

OPA626 TINA-TI Reference Design OPA626 TINA-TI Reference Design

Simulation model

OPA626 TINA-TI Spice Model OPA626 TINA-TI Spice Model

Simulation model

OPA626 PSpice Model OPA626 PSpice Model

Simulation tool

PSPICE-FOR-TI PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Calculation tool

ANALOG-ENGINEER-CALC Analog engineer's calculator

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
lock = Requires export approval (1 minute)
Calculation tool

VOLT-DIVIDER-CALC Voltage Divider Determines A Set of Resistors for a Voltage Divider

VOLT-DIVIDER-CALC quickly determines a set of resistors for a voltage divider. This KnowledgeBase Javascript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. This calculator can also be used to design non-inverting attentuation circuits.

(...)

Reference designs

TIDA-01403 — 74-dB SNR, 10-MSPS, 14-Bit, Analog Front-End Reference Design for Thermal Imaging Cameras

This reference design is built keeping an electronic imaging system in mind. Image sensors today force heavy demands on ADCs in terms of: excellent linearity (DNL < 0.5 LSB and INL < 4 LSB), high resolution (12- to 18-bit), high speed (up to 20 MSPS), and high SNR (> 74-dB SNR) to assure (...)
Package Pins Download
VSSOP (DGK) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos