Dual, Audio Differential Line Receivers, +-6dB (G=1/2 or 2) ;


Product details


Number of channels (#) 2 Gain (V/V) 0.5, 2 CMRR Rs=0Ω (Min) (dB) 74 THD + N @ 1 kHz (%) 0.0005 Noise floor (RTO, 20 kHz BW) (dBu) -106 Differential input impedance (kΩ) 24 Common mode input impedance (kΩ) 18 Slew rate (Typ) (V/us) 14 Supply voltage (Max) (V) 36 Supply voltage (Min) (V) 8 Iq per channel (Typ) (mA) 2.4 Small-Signal bandwidth (Typ) (MHz) 4 Operating temperature range (C) -40 to 85 open-in-new Find other Audio line receivers

Package | Pins | Size

PDIP (N) 14 181 mm² 19.3 x 9.4 SOIC (D) 14 52 mm² 8.65 x 6 open-in-new Find other Audio line receivers
Similar products you might be interested in
Similar functionality to the compared device.
INA1650 ACTIVE Dual SoundPlus™ high common-mode rejection (91-dB), low THD+N (-120-dB) differential line receiver ; This device offers higher CMRR (91-dB), lower THD+N (-115-Db or 0.000174%), and integrated EMI filters
INA592 ACTIVE High-precision (40-µV offset), 2-MHz, 88-dB CMRR, low-power, e-trim™ difference amplifier This device offers higher precision (40-µV, 2-µV/⁰C), higher slew rate (18-V/µs), lower quiescent current (1.2-mA), and a single channel package.

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet Audio Differential Line Receivers, ±6dB (G=1/2 or 2) datasheet Sep. 27, 2000
E-book The Signal e-book: A compendium of blog posts on op amp design topics Mar. 28, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
PDIP (N) 14 View options
SOIC (D) 14 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​